INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Tools
Implementation & SignOff
RTL Synthesis & Test
DFTMAX Ad
Test Automation Video
Accelerate Product Ramp with TetraMAX ATPG and Yield Explorer
Girish Patankar discusses diagnostics in TetraMAX ATPG, accuracy improvements with physical diagnostics, and how TetraMAX ATPG and Yield Explorer form a complete solution for volume diagnostics.
Girish Patankar, Sr. R&D Manager
Product Information
DFTMAX Compression Datasheet
TetraMAX ATPG Datasheet
Whitepaper
Using TetraMAX® Physical Diagnostics for Advanced Yield Analysis
Reducing Power with Advanced Synthesis
New power optimization techniques in Power Compiler
NEW! DC EXPLORER VIDEO
Introducing DC Explorer
Customers Comment
See what Design Compiler customers are saying
NEW! DC EXPLORER DEMO
Early RTL exploration accelerates synthesis and place & route
VIEW POINT EETIMES
Bridging the gap between RTL development and design implementation
News
GUC Achieves Gigahertz+ Frequency on ARM Processor with Synopsys IC Compiler
Synopsys Enables Silicon Success for GLOBALFOUNDRIES First Complex 20-nm Design
Industry Leaders Achieve Significant Power and Performance Gains With Synopsys'....
Synopsys Low Power Solution Accelerates Time to Market for 3G Mobile IC
Synopsys Design Compiler Graphical Cuts Design Time at Exar
Synopsys Unveils DC Explorer for Early RTL Exploration
Synopsys Galaxy Implementation Platform Addresses Gigascale Design
More
All Synopsys News
Articles
Reducing Power with Advanced Synthesis
Enabling early RTL exploration
Bridging the gap between RTL development and design implementation
Synopsys debuts DesignWare STAR ECC IP
Synopsys to Expand Synthesis-Based Test Technology
Are design and test conflicting or symbiotic?
View Point EETimes
More
Datasheets
DC Explorer
Design Compiler Graphical
DC Ultra
Power Compiler
DFT Compiler
DFTMAX
TetraMAX ATPG
More
Success Stories
Etron Achieves First-Silicon Success of USB3.0 SoC Using Synopsys Proven Solutions
Synopsys and LG Electronics
Synopsys and Progate
Synopsys and PLX Technology
More
White Papers
Advanced Dynamic Power Reduction Techniques: XOR Self Gating
Faster Design Convergence with Design Compiler 2010
Testing Low Power Designs with Power Aware Test
Synthesis-Based Test For Maximum RTL Designer Productivity
Maximizing Leakage Savings with DC 2010.03
Techniques for Achieving Higher Completion in Formality®
Using TetraMAX® Physical Diagnostics for Advanced Yield Analysis
More
Webinars
Expediting Design Schedules with DC Explorer
New ECO Verification and Enhancements in Formality
Approaches for Multi-Voltage Low Power Designs
TetraMAX and Yield Explorer for Rapid Failure Analysis
Volume Diagnostics for Yield Ramp at Nanometer Nodes
Using SystemVerilog with Design Compiler
Advanced Low Power Synthesis Techniques
More
Videos
DC Explorer Video
Accelerate Product Ramp with TetraMAX ATPG and Yield Explorer
Design Compiler 2010 Video
Galaxy Test 2010.03 Introduction
Small Delay Defects: The Need for Better At-Speed Tests
Perspective: Boost your design productivity
Pin-Limited Test
More
Lynx Design System
Yield Explorer
ECLYPSE LOW POWER SOLUTION
GALAXY PLATFORM
SVP CAFE
SNUG
© 2012 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS